Skip to content
View 1veyChu's full-sized avatar

Block or report 1veyChu

Block user

Prevent this user from interacting with your repositories and sending you notifications. Learn more about blocking users.

You must be logged in to block users.

Please don't include any personal information such as legal names or email addresses. Maximum 100 characters, markdown supported. This note will be visible to only you.
Report abuse

Contact GitHub support about this user’s behavior. Learn more about reporting abuse.

Report abuse

Popular repositories Loading

  1. default default Public

  2. FPGA-FixedPoint-exp FPGA-FixedPoint-exp Public

    Forked from WangXuan95/FPGA-FixedPoint

    Verilog implementation of fixed-point numbers, supports custom bit width, arithmetic, converting to float, with single cycle & pipeline version,and exp by Taylor expansion. 一个Verilog定点数库,提供算术运算、与浮点…

    Verilog